Abstract-The temperature and dV /dt dependence of crosstalk has been analyzed for Si-IGBT and SiC-MOSFET power modules. Due to a smaller Miller capacitance resulting from a smaller die area, the SiC module exhibits smaller shoot-through currents compared with similarly rated Si-IGBT modules in spite of switching with a higher dV /dt and with a lower threshold voltage. However, due to high voltage overshoots and ringing from the SiC Schottky diode, SiC modules exhibit higher shoot-through energy density and induce voltage oscillations in the dc link. Measurements show that the shoot-through current exhibits a positive temperature coefficient for both technologies, the magnitude of which is higher for the Si-IGBT, i.e., the shoot-through current and energy show better temperature stability in the SiC power module. The effectiveness of common techniques of mitigating shoot-through, including bipolar gate drives, multiple gate resistance switching paths, and external gate-source and snubber capacitors, has been evaluated for both technologies at different temperatures and switching rates. The results show that solutions are less effective for SiC-MOSFETs because of lower threshold voltages and smaller margins for negative gate bias on the SiC-MOSFET gate. Models for evaluating the parasitic voltage have also been developed for diagnostic and predictive purposes. These results are important for converter designers seeking to use SiC technology.
I. INTRODUCTION

C
ROSSTALK is an important factor that must be evaluated when using power semiconductor devices in converters. Crosstalk has also been referred to as parasitic turn-on, false turn-on, self-turn-on, etc. [1] . Crosstalk occurs when a device is unintentionally switched on as a result of the intentional switching of the device in the same phase leg. This unwanted turn-on can impose serious reliability concerns since it can result in semi-short-circuits with high currents flowing through the power devices, thereby resulting in high thermal losses and unnecessary electrothermal stresses on the device wire bounds and die [2] . Crosstalk normally happens in synchronous dc-dc converters or in three-phase dc-ac inverters where the devices are intended to turn on with appropriate deadtimes allocated between the switching edges [3] , [4] . As one device is turned on, the dV /dt imposed on the complementing device in the same phase leg causes the Miller capacitance to discharge a current into the gate resistance which causes a voltage drop capable of triggering the device if it is greater than its threshold voltage [5] . The main contributors to crosstalk are the magnitude of the Miller capacitance and its ratio compared with the input capacitance of the device, the gate resistance connected to the device (which includes the internal gate resistance of the module), the switching rate, the threshold voltage of the device, and its operating temperature. Equation (1) shows the parasitic gate-source (V GS for MOSFET) or gate-emitter (V GE for IGBT) voltage as a function of the gate resistance (R G ), Miller capacitance (C GD ), and turn-on dV /dt
−t R G (C GD +C GS )
.
(1) Fig. 1 shows an example of a parasitic (unintended) gate voltage across a SiC MOSFET during turn-on and turnoff of a complementing device. The positive spike in V GS during turn-on and the negative spike during turnoff are due to the polarity of the Miller capacitance charge and discharge current. The mechanism is explained in [6] . To mitigate this problem, techniques like negative gate bias and multiple resistive paths for turn-on/turnoff have been developed. This paper aims to evaluate the occurrence/effect of crosstalk in SiC MOSFET modules as well as the effectiveness of the solutions compared with silicon IGBTs [7] .
The desire to maximize power density by increasing the switching frequency gives SiC an advantage; however, crosstalk may cause problems since the shoot-through energy is proportional to the switching rate [8] . SiC MOSFETs have lower threshold voltages and switch with higher dV /dt, both of which may contribute to higher shoot-through currents. However, the Miller capacitance in SiC MOSFETs is significantly smaller than that in silicon IGBTs because of its smaller die area [9] . The temperature coefficients of the threshold voltages in both technologies will also be critical in determining the severity of crosstalk at higher temperatures. Furthermore, the impact of oscillations in the SiC Schottky diode [10] on the dclink voltage and the shoot-through energy also needs further characterization. This paper presents a comprehensive analysis of crosstalk in both technologies. Section II presents a modeling approach for predicting crosstalk, and Section III will provide details of the experimental measurements performed and analyze the switching rate (dV /dt) and temperature dependence of crosstalk. Section IV studies the effectiveness of applicable mitigation techniques, while Section V concludes this paper.
II. CROSSTALK MODELS
To develop a diagnostic tool for the prediction of the crosstalk, several modeling approaches are considered, all of which are based on the capacitive divider in the device.
1) The first modeling approach is described in [11] , where the maximum possible induced voltage at parasitic turnon is designated as V m and the time instance that it occurs is designated as T m in (1). This approach is the simplest method of modeling the induced parasitic voltage and does not consider the parasitic elements in the circuit like the stray inductances. Also, it does not consider the changes in the dV /dt of the circuit. Hence, due to its simplicity, it lacks accuracy. An example of this method's output is shown in Fig. 2 where the induced voltage transient is shown together with the experimental measurements. This method results in the following expression for the parasitic V GS :
2) The second approach involves the use of the measured dV /dt across the device to estimate the induced gate voltage, i.e., the measured dV /dt is used in (1). This method is more accurate as it considers the dynamic changes of the dV /dt in the circuit and also indirectly considers the impact of parasitic elements in the circuit. However, using this method requires having the voltage transient measurements of the circuit, therefore requiring some initial characterizations. An example of this method output is shown in Fig. 3 (a) for a Si-IGBT module and Fig. 3 (b) for a SiC-MOSFET module. In Fig. 3 (a) and (b), the measured induced voltages are shown together with the results of the model based on (1) where the measured dV /dt is used. 3) The third method, which is common, uses simulation software such as PLECS or SPICE to model the characteristics of the device in a circuit emulator. This method is capable of providing the characteristics of the induced gate voltage as a function of the parasitic circuit components (inductances and capacitances) and is user friendly. However, the temperature dependence of the shoot-through current is not modeled accurately because the temperature coefficient of the threshold voltage and ON-state resistance is not properly accounted for. An example of this method output is shown in Fig. 4 (a) for a Si-IGBT module and Fig. 4 (b) for a SiC-MOSFET module. The high side and low side gate resistances of the complementing devices are specified in the figures. 4) The last method is the method proposed here. The parasitic voltage is modeled by developing a transfer function of the equivalent circuit shown in Fig. 5 . In this figure, the power device that is intentionally switched is modeled as an ideal switch, however with a finite dV /dt that falls on the low side power device causing it to be parasitically triggered. In this case, first, the equations for the V GS are developed. This is done by using the Kirchhoff laws in the circuit. Then, having the numerator and denominators of the transfer function and by using the dV /dt of the intentionally switched device as an input to the transfer function, the induced voltage can be calculated. Details of this method are described next.
The circuit shown in Fig. 5 includes the parasitic capacitances of the device, the stray inductances, and the parasitic resistances and inductances resulting from the circuit layout. These parasitic elements are critical for accounting the possible oscillations in the parasitic voltage transient characteristics [12] . Hence, the model developed can be used to predict the possibility of crosstalk if a voltage above the threshold voltage of the device is induced on the gate. The model can be used to predict the severity of the shoot-through current (to a certain extent) by comparing the level of the V GG with V TH . The average values for the parasitic elements are used for the development of the model [13] and are applicable when devices are switched with no mitigation technique applied. These are shown in Table I . Applying Kirchhoff's Current Law (KCL) at the gate, source, and drain terminals of the circuit in Fig. 5 will yield three equations as follows:
Solving the aforementioned equations for the gate-source voltage will yield the following transfer function: where the numerators are given by
and the denominators are given by
The dV /dt of the intentionally switched device is used as an input to the model. The values of the capacitances used in the model are obtained from the datasheets, and the inductances are measured with approximation from the test rig. The results of the model are shown together with experimental measurements in Fig. 6 (a) and (b) for a silicon-IGBT and a SiC-MOSFET halfbridge power module respectively switched with a high side gate resistance of 10 Ω (resulting in switching dV /dt of up to 10 kV/μs) and a low side gate resistance of 47 Ω. Fig. 7 (a) and (b) shows the results of the model with experimental measurements made with a lower switching dV /dt (by connecting it to a high side gate resistance of 47 Ω) with a low side gate resistance of 10 Ω. It can be seen from Figs. 6 and 7 that the model is able to replicate experimental measurements with good accuracy.
III. EXPERIMENTAL MEASUREMENTS
To evaluate the temperature and switching rate dependence of crosstalk in silicon-IGBT and SiC-MOSFET power modules, a dedicated test rig has been developed and equipped with a hot plate as well as temperature control and measurement equipment. Since crosstalk entails short-circuiting a high voltage power supply, extra protection has been applied to the test rig. In this section, first, the details of the setup are presented, and then, the analysis of the switching rate dependence of the crosstalk is discussed. This is done by changing the range of R G on both high side and low side devices to vary the applied dV /dt and the induced voltage. The rate at which the output voltage rises/falls (dV DS /dt for MOSFETs and dV CE /dt for IGBTs) depends on the rate at which the Miller capacitance is charged/discharged through the gate resistance. Hence, dV /dt is inversely related to R G C GD [14] through the Miller capacitance's dependence on the output voltage, i.e., the Miller capacitance is partially composed of a depletion capacitance whose value depends on depletion widths modulated by the output voltage. Therefore, the value of R G directly impacts the dV /dt and dI/dt rates [15] . The temperature dependence of crosstalk is also analyzed by mounting the modules of a thermal plate and ranging the temperature from room temperature to 120
• C. It should be noted that the SiC module comprises five dies per device connected in parallel, each die with an area of 16.6 mm 2 , resulting in a total die area of approximately 83 mm 2 (0.83 cm 2 ), whereas the Si-IGBT module is a single die per device with a die area of approximately 105 mm 2 (1.05 cm 2 ). Given that the modules are of the same power rating, this shows that the SiC module has a higher power density. In the next section, this information has been used to estimate the shoot-through energy per die area of the devices, i.e., shoot-through energy density.
A. Setup
The schematic of the test rig is shown in Fig. 8 . The applied voltage is 650 V, and the load is a 1-kΩ resistor with a 1-kW power rating connected in parallel to the low side device. The high side device is switched, while the low side device is monitored for induced switching. The dc-link capacitors have a total capacitance of 320 μF with a voltage rating of 1.2 kV. The silicon-IGBT half-bridge module is DM2G100SH12AE with a Miller capacitance (C GD ) of 0.15 nF, and the SiC half-bridge module is CAS100H12AM1 with a Miller capacitance of 0.08 nF. The threshold voltage of the silicon IGBTs ranges from 5 to 8 V, whereas in the SiC MOSFET, it ranges around 2 V. The gate signal is generated by an Agilent AFG3022C controller, while the waveforms are captured by a LeCroy 104MXs-B digital oscilloscope. The current and voltage waveforms are also captured via calibrated current clamped (Tektronix TCP303 15 MHz) and differential high voltage probes (Rapid GDP-100 100 MHz) as shown in Fig. 9 . The temperature is ranged from room temperature to 120
• C, while the switching rate is controlled by a range of R G from 10 to 100 Ω. This range of R G is intentionally chosen wide because, as will be analyzed in the next section, the shoot-through current increases with the applied dV /dt on the low side device, the Miller capacitance of the low side device, and the gate resistance on the low side device. The peak parasitic gate voltage is given by R G .C GD .dV DS /dt; hence, an increase in any one of the parameters will affect the shoot-through current in a similar way. While further increase of the dV /dt or changing the device's Miller capacitance has not been an option, in controlling the severity of the shoot-through current and analyzing the effectiveness of the mitigation techniques, the low side R G has been increased from 10 to 100 Ω to replicate these situations [16] .
B. Switching Rate Dependence
Figs. 10 and 11 show the results of the measurements for the switching rate dependence of the crosstalk, where the dV /dt is determined by a single gate resistance on the high side device (which is intentionally switched) and the parasitic voltage is measured on the low side device. The magnitude of the parasitic voltage is set by the connection of a range of gate resistances on the low side device. Fig. 10(a) shows the induced gate voltage on the low side device in the silicon-IGBT module while the high side device switches with a high dV /dt modulated by a gate resistance of 10 Ω. Fig. 10(b) shows the corresponding shoot-through current. It can be seen from these two figures that increasing the low side R G at a constant dV DS /dt causes a corresponding increase in the induced voltage turn-on duration, although the peak is relatively the same at about 13 V (which is well above the threshold voltage of 5 V). Fig. 11(a) shows the induced parasitic voltage on the low side SiC MOSFET, while Fig. 11(b) shows the corresponding shoot-through current. For the SiC-MOSFET power module, oscillations occur in the gate characteristic due to the ringing in the low side V DS characteristics which feeds back to the gate drive through the Miller capacitance. The ringing, which is due to RLC resonance, has an oscillation frequency that is proportional to the switching dV /dt. It can be seen from Figs. 10 and 11 that the peak shoot-through current is approximately 70% higher for the Si-IGBT power module compared to the SiC power module. This is due to the ten times higher Miller capacitance in the Si-IGBT which, according to (1), will cause a higher parasitic gate voltage.
The impact of shoot-through on the dc-link voltage and the diode voltage is shown in Figs. 12 and 13 . Fig. 12(a) shows the voltage measured across the low side Si-IGBT/PiN diode for the different gate resistances, while Fig. 12(b) shows the measured dc-link voltage during the short circuit. Fig. 13(a) shows the measured voltage across the low side SiC-MOSFET/ Schottky diode, while Fig. 13(b) shows the corresponding dclink voltage. It is seen that the SiC device exhibits ringing which is connected to the ringing in the gate characteristics and shoot-through currents in Fig. 13(a) and (b) . The significance of ringing is exacerbated by higher dV /dt as was expected. Fig. 14(a) shows the shoot-through energy density for the Si-IGBT power module for a combination of high side and low side gate resistances ranging from 10 to 100 Ω, while Fig. 14(b) shows the same for the SiC-MOSFET. The best combination to achieve the smallest shoot-through energy density is to switch the devices on more slowly than switching the devices off. The shoot-through energy density is, on average, higher for the SiC power module because of the diode turnoff voltage overshoot and ringing.
C. Temperature Dependence
The temperature dependence of the shoot-through current and energy has also been investigated experimentally for both technologies. Fig. 15(a) shows the parasitic induced voltage on the gate of the Si-IGBT at different temperatures, and Fig. 15(b) shows the corresponding shoot-through current at different temperatures. As can be seen in Fig. 15(a) , the parasitic voltage characteristics are temperature invariant, whereas in Fig. 15(b) , the peak shoot-through current can be seen to increase by 60% (80 to 130 A) as the temperature is increased from room temperature (25
• C) to 120 • C. Fig. 16(a) shows the induced parasitic voltage in the SiC power module, whereas Fig. 16(b) shows the corresponding shoot-through currents. The shoot-through currents in the SiC power module are smaller and show more temperature stability compared to that in the Si-IGBT module. For the same temperature range, the peak shoot-through current in the SiC power module increases from 40 to 60 A. These measurement conditions, with high side and low side R G 's equal to 10 and 100 Ω, respectively, are representative of the worst case scenario for evaluating crosstalk. Figs. 17 and 18 show the low side diode voltage and its consequent dc-link voltage for both silicon and SiC power modules where both devices are connected to low R G , resulting in high switching rates. It is seen that they are nearly temperature invariant at high switching rates. The reason is explained in [17] and [18] .
The shoot-through energy density is shown in Fig. 19 (a) for the Si-IGBT module and Fig. 19(b) for the SiC-MOSFET module as a function of temperature for the two technologies with different low side gate resistances. The shoot-through energy density is calculated by integrating the measured shootthrough power over the short-circuit duration and then dividing the calculated energy by the active area of the dies in the power module. In these measurements, the low side gate resistance is used to control the severity of the parasitic turn-on and the shoot-through current magnitude and duration. The SiC module shows better temperature stability because the negative temperature coefficient of the threshold voltage is lower in SiC compared to silicon. Due to the wider bandgap in SiC, the rate of threshold voltage decrease with temperature is lower because the thermal energy needed to increase the intrinsic carrier concentration by generating carriers is higher.
Crosstalk can be investigated by different approaches. The direct approach is to evaluate it through the shoot-through current in the device. This shoot-through current can cause, for example, the circuit protection to activate. However, the amplitude of the current is not a sufficient method for understating the consequences of crosstalk since the duration of the shoot-through current is also a critical parameter. Hence, the shoot-through charge which incorporates both the peak current amplitude and the transient short-circuit duration should be used to understand the severity of crosstalk. Also, the shootthrough energy density, as a result of the dissipated power during crosstalk, should be analyzed since reliability issues and device failures are often caused by the excessive heat generated within the device junction. The shoot-through charge increases approximately linearly with temperature as a result of the corresponding decrease in the threshold voltage. That rate of change of the shoot-through charge with temperature has been calculated so as to evaluate the temperature dependence for both technologies. Fig. 20 shows a comparison of the shootthrough charge (integrated shoot-through current over time) temperature coefficient for both technologies where it can be seen that the SiC-MOSFET module is more temperature stable. Fig. 21 shows the corresponding shoot-through energies. It can clearly be seen that the SiC module exhibits better temperature stability compared to the Si-IGBT module. Fig. 22 shows a thermal image of the power modules switched repetitively at 8 kHz when the high side gate resistance is 10 Ω in both cases and the low side gate resistance is 10 Ω in (a) and 100 Ω in (b). The load current switched by the module is less than an ampere; hence, the temperature rise is due almost entirely to the losses from crosstalk. 
IV. EVALUATION OF CROSSTALK MITIGATION TECHNIQUES ON Si-IGBT AND SiC-MOSFET MODULES
To mitigate the induced parasitic voltage and its subsequent consequences, including the shoot-through current and the dc-link voltage ripple, several correction techniques can be employed [19] - [21] . However, not all these techniques are applicable for all cases. The correction techniques to be analyzed for effectiveness include the following: 1) the use of a bipolar gate driver instead of a unipolar driver (negative voltage offset); 2) using two different gate resistors for turn-on and turnoff; 3) using an external gate-source capacitor; and 4) using a dc-link snubber capacitor. Other correction techniques include the use of the Miller clamp which is not suitable for SiC power modules [21] . Several publications proposed advanced gate drive techniques to mitigate the crosstalk. However, the aim of this paper is to compare the effectiveness of the basic techniques applied to the basic gate drivers for both device technologies. 
A. Negative Offset Gate Bias From Bipolar Gate Drives
The basic idea behind the negative gate bias is to increase the margin required for current flow from the threshold voltage V TH to the sum of the negative gate bias and the threshold voltage (V GB + V TH ). However, this requires gate driver circuits capable of providing negative bias (bipolar gate drivers), which are more complicated and expensive compared to unipolar gate drivers. Furthermore, subjecting SiC power MOSFETs to negative stress across the gate oxide is a reliability concern since threshold voltage shift can cause the devices to become normally on. The SiC/SiO 2 interface has been reported to be not as reliable as the Si/SiO 2 interface and is thus less suitable for sustained negative bias. In this paper, the effectiveness of this correction technique is evaluated for both technologies. The negative bias voltage applied to both devices is equally set as −5 V, and the same unipolar and bipolar drives are used in both cases to provide a fair comparison. This voltage is chosen since it is the maximum negative gate voltage that a SiC device can withstand during continued operation based on the device datasheet. Fig. 23(a) shows the induced parasitic voltage on the low side Si-IGBT for both unipolar and bipolar gate drives, whereas Fig. 23(b) shows the shoot-through current. Similar plots are shown for the SiC module in Fig. 24(a) and (b) . Again, the measurements have been made to simulate the worst case conditions for crosstalk (high side and low side R G equal to 10 and 100 Ω, respectively). It can be seen that the induced voltage is suppressed and the peak shoot-through current is significantly reduced (from 80 to 5 A) for the Si-IGBT module, whereas for the SiC module, the peak shoot-through current is reduced from 45 to 20 A. Hence, while the bipolar gate drive solves the problem for the Si-IGBT module, it does not completely solve it for the SiC module. This is thought to be due to the higher dV /dt coupled with the lower threshold voltage of the SiC module.
B. Use of Two Resistive Paths for Turn-On and Turnoff
The basic concept behind this technique is using two different resistive paths for the turn-on (R GON ) and turnoff (R GOFF ) as shown in Fig. 8 . The result of applying this is shown in Fig. 25 . As can be seen, the turn-on and turnoff rates are controlled by the different resistances. A lower parasitic voltage is ensured by using a diode to ensure that the capacitive Miller current flows through the lower R GOFF . Looking at Fig. 26 for Si-IGBT and Fig. 27 for the SiC module, it is seen that this technique has significantly lowered the shoot-through current. 
C. External C GS
An external gate-source capacitance can be used to reduce the induced voltage since it will consume part of the current through the Miller capacitance, thereby resulting in lower currents flowing through the gate resistance resulting in a lower induced parasitic voltage. This method also causes a lower dV /dt on high side device turn-on since the external capacitance slows down the switching rate by increasing the RC time constant. As a result, this may not be preferable in SiC MOSFETs where the switching rate is normally designed to high values. Looking at Fig. 28 for the Si-IGBT and Fig. 29 for the SiC-MOSFET, it is seen that connecting a 10-nF external source-gate capacitance has reduced the induced parasitic voltage and shoot-through current by a small degree; however, the impact is relatively low compared with other correction techniques examined. Increasing the external C GS causes lower dV /dt and higher switching energies; hence, depending on the application, this may not be the preferred crosstalk mitigation technique.
D. Snubber Capacitor
The shoot-through current causes a significant voltage dip on the dc link which destabilizes the voltage on the dc-link capacitors. Stabilizing the dc-link voltage using a snubber capacitor on the half-bridge module can reduce the high frequency ringing in the shoot-through current, resulting in less oscillation in the induced voltage. This, in turn, will reduce the shootthrough switching energy as well. As seen in Figs. 30 and 31 , the snubber capacitor (here with a value of 100 nF) has stabilized the dc link and, consequently, the overshoot in the voltage of the Si-IGBT module's diode. The snubber capacitor is particularly effective for the SiC power module since, as seen in Fig. 18 , the oscillation on the dc-link voltage of the SiC power module is significant. Fig. 31 shows that the snubber capacitor filters out the oscillations and stabilizes the dc link as well as the low side SiC-MOSFET/Schottky diode voltage ringing. This also stabilizes the induced parasitic voltage as well as the shoot-through current as seen in Figs. 32 and 33. It can be seen from Fig. 33 that the ringing characteristics in the parasitic induced gate voltage and shoot-through currents are reduced in the SiC-MOSFET module. This is because the ringing characteristics that was seen in Fig. 18 in the dc link have been stabilized as shown in Fig. 31 .
To provide a comprehensive comparative analysis on the effectiveness of the correction techniques, Figs. 34-38 have been produced. Fig. 34 shows the effectiveness of using a bipolar gate drive over a unipolar gate drive for two low side gate resistances (10 and 100 Ω) while the high side switch is switched at a high rate with a R G of 10 Ω. Fig. 34 shows the measured shoot-through charge for a unipolar gate drive, while Fig. 35 shows that for a bipolar gate drive. Under normal switching conditions, both the high side and low side gate resistances will be low (10 Ω) in order to minimize the switching losses. It can be seen here that, although the Si-IGBT module has a higher shoot-through charge compared with the SiC-MOSFET module when the low side R G = 100 Ω, it is lower when the low side R G = 10 Ω. It can also be seen that the shoot-through charge of the SiC-MOSFET module is less dependent on R G as is expected due to its lower Miller capacitance. By applying a bipolar gate driver as seen in Fig. 35 , the shoot-through charge is reduced in both devices; however, the effectiveness of the bipolar gate drive is less in the SiC-MOSFET module as a result of its lower threshold voltage and higher dV /dt. As can be seen from Fig. 35 , the shoot-through charge for both R G cases is smaller in the Si-IGBT module with bipolar gate drive compared with SiC-MOSFET module. This is shown in terms of charge reduction percentage for R G = 10 Ω. It can also be seen that the overall shoot-through charge for bipolar gate drive switching conditions is smaller for the Si-IGBT module compared to the SiC-MOSFET module. Fig. 36 shows the percentage reduction of shoot-through charge from the use of the bipolar gate drive for both technologies, i.e., a measure of its effectiveness. It can be seen from this figure that the reduction of charge in the Si-IGBT module is higher than that in the SiC-MOSFET module. This can be seen by comparing Figs. 23 and 24. Hence, it has been demonstrated that the crosstalk mitigation techniques are more effective in Si-IGBT modules compared with SiC-MOSFET modules.
Figs. 37 and 38 show the results of the correction techniques applied to each device technology at 25
• C and 120
• C using the shoot-through energy density as the indicator. As was explained in the previous sections, to provide a fair comparison, the shoot-through is quantified by the energy density (mJ/cm 2 ) instead of energy (mJ). As was seen from Figs. 34 and 35, although the Si-IGBT module initially exhibits a higher shootthrough charge, using a bipolar gate drive is more effective in reducing the shoot-through charge and energy compared with the SiC-MOSFET module. By comparing Figs. 37 and 38, it can be seen that the mitigation techniques are less effective at higher temperatures which is expected since the magnitude and duration of the short circuit current increase with temperature. It should be noted that the use of the snubber capacitor mainly in the SiC-MOSFET module is required for preventing ringing/oscillations in the turn-on of the bottom device. In Figs. 37 and 38, it can be seen that the use of two resistive paths result in a very significant reduction of the shootthrough energy density and has the same effectiveness as the use of a bipolar gate drive in the Si-IGBT module. This is beneficial from the perspective of minimizing the cost and complexity of the gate drive circuit for Si-IGBT modules. However, for the SiC-MOSFET module, both techniques, together with the use of a snubber capacitor across the dc link, are required to reduce the severity of crosstalk since one technique by itself is not capable of reducing the losses appreciably. Hence, the issue of crosstalk is pertinent in fast switching SiC power modules, and more research is required into effective corrective measures that do not sacrifice the switching speed of the device.
V. CONCLUSION
Crosstalk has been modeled and experimentally characterized for SiC-MOSFET and Si-IGBT power modules. It has been experimentally demonstrated that SiC devices normally have a lower shoot-through charge although often exhibit higher shoot-through energy. The lower shoot-through charge is due to a considerably smaller Miller capacitance in SiC MOSFETs compared with Si-IGBTs in spite of switching with higher dV /dt and having a lower threshold voltage. However, the higher shoot-through energy in SiC-MOSFET modules is due to the ringing in the Schottky diode turnoff transient resulting in oscillations in the dc-link voltage. It has also been demonstrated that the shoot-through charge in the Si-IGBT module has a higher temperature coefficient for all conditions, meaning that it is more sensitive to ambient temperature rise. The temperature coefficient of the shoot-through charge in SiC is lower as a result of the lower threshold voltage temperature coefficient resulting from the wide-bandgap characteristics. Various correction techniques have been examined to mitigate the problem. For the Si-IGBT modules, the traditional solutions of negative gate bias and/or two resistive paths are sufficient in mitigating the problem. However, for the SiC-MOSFET modules, the bipolar gate driver is not sufficient to completely solve the crosstalk problem since the threshold voltage of SiC devices is low and the dV /dt remains high. Furthermore, the negative bias rating of the SiC MOSFET is lower than that of Si-IGBTs; hence, the margins for negative bias are smaller. It has also been shown that the presence of the snubber capacitor is required to damp the high frequency oscillations in the dc link resulting from diode ringing in the case of SiC devices. Therefore, for the Si-IGBT modules, the bipolar gate driver with a negative bias value of at least 5 V should suffice to mitigate the possibility of shoot-through, whereas for SiC devices, due to the restrictions over the negative bias gate voltage, the two-resistive-path method, in conjunction with the bipolar gate driver and the snubber capacitor, is recommended.
